Special Section Articles

Thermomechanical Interaction Between Thin Bare-Die Package and Thermal Solution in Next-Generation Mobile Computing Platforms

[+] Author and Article Information
Aastha Uppal, Weihua Tang

Intel Corporation,
5000 W. Chandler Boulevard, CH5-157,
Chandler, AZ 85226

Jerrod Peterson, Xi Guo

Intel Corporation,
5200 NE Elam Young Pkwy, HF3,
Hillsboro, OR 97124

Je-Young Chang

Intel Corporation,
5000 W. Chandler Boulevard, CH5-157,
Chandler, AZ 85226
e-mail: je-young.chang@intel.com

Frank Liang

Intel Corporation,
5200 NE Elam Young Pkwy, HF2,
Hillsboro, OR 97124

1Corresponding author.

Contributed by the Electronic and Photonic Packaging Division of ASME for publication in the JOURNAL OF ELECTRONIC PACKAGING. Manuscript received July 2, 2018; final manuscript received December 7, 2018; published online March 4, 2019. Assoc. Editor: Jin Yang.

J. Electron. Packag 141(1), 010803 (Mar 04, 2019) (8 pages) Paper No: EP-18-1053; doi: 10.1115/1.4042801 History: Received July 02, 2018; Revised December 07, 2018

The demands for both thinner bare-die ball grid array (BGA) packages and thinner thermal solutions have added complexity for the thermal enabling design and material options associated with system on chip packages in mobile personal computer (PC) platforms. The thermomechanical interactions between the bare-die package and the thermal solution are very critical, creating the needs for: (1) an in-depth thermomechanical characterization to understand their impacts on product quality and performance and (2) a simple and yet robust modeling methodology to analyze design parameters using a commercially available software. In this paper, experimental metrologies and modeling methodology are developed with the details of contents documented. Validation of the newly developed tools and recommendation/guidance are also discussed for detailed assessments of thermomechanical tradeoffs for optimal design spaces for next-generation mobile platforms.

Copyright © 2019 by ASME
Your Session has timed out. Please sign back in to continue.


DiStefano, E. , Pokharna, H. , and Machiroutu, S. V. , 2004, “ Raising the Bar for Heat Pipes in Notebook Cooling,” 13th International Heat Pipe Conference, Shanghai, China, Sept. 21, pp. 21–25.
Nguyen, T. , Mochizuki, M. , Mashiko, K. , Saito, Y. , Sanciuc, I. , and Boggs, R. , 2000, “ Advanced Cooling System Using Miniature Heat Pipes in Mobile PC,” IEEE Trans. Compon. Packag. Technol., 23(1), pp. 86–90. [CrossRef]
Goel, N. , Anoop, T. K. , Bhattacharya, A. , Cervantes, J. A. , Mongia, R. M. , Machiroutu, S. V. , Lin, H.-L. , Huang, Y.-C. , Fan, K.-C. , Deng, B.-L. , Liu, C.-H. , Lin, C.-H. , Tien, C.-W. , and Pan, J.-H. , 2008, “ Technical Review of Characterization Methods for Thermal Interface Materials (TIM),” 11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, Orlando, FL, May 28–31, pp. 248–258.
Samson, E. , Machiroutu, S. V. , Chang, J. Y. , Santos, I. , Hermerding, J. , Dani, A. , Prasher, R. S. , Song, D. , and Puffer, D. , 2005, “ Interface Material Selection and a Thermal Management Technique in Second-Generation Platforms Built on Intel® Centrino™ Mobile Technology,” Intel Technol. J., 9(1), pp. 75–86. [CrossRef]
Black, B. , Annavaram, M. , Brekelbaum, N. , DeVale, J. , Jiang, L. , Loh, G. , H., McCauld , D., Morrow , P., Nelson , D. W., Pantuso , D., Reed , P., Rupley , J., Shankar , S., Shen , J. , and Webb, C. , 2006, “ Die Stacking (3D) Microarchitecture,” 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06), Orlando, FL, Dec. 9–13, pp. 469–479.
Beyne, E. , 2006, “ The Rise of the 3rd Dimension for System Integration,” International Interconnect Technology Conference, Burlingame, CA, June 5–7, pp. 1–5.
Chiu, C.-P. , Chang, J. Y. , and Saha, S. , 2012, “ Thermal Management of Packages With 3D Die Stacking,” 7th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), Taipei, Taiwan, Oct. 24–26, pp. 201–204.
Pangracious, V. , Marrakchi, Z. , and Mehrezet, H. , 2015, “ Three-Dimensional Integration: A More Than Moore Technology,” Three-Dimensional Design Methodologies for Tree-based FPGA Architecture (Lecture Notes in Electrical Engineering), Springer, Cham, Switzerland, pp. 13–41.
Tummala, R. R. , 2017, “ 3D System Package Architecture as Alternative to 3D Stacking of ICs With TSV at System Level,” IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, Dec. 2–6, pp. 3.4.1–3.4.3.
Verma, K. , and Han, B. , 2004, “ Real-Time Observation of Thermally Induced Warpage of Flip-Chip Package Using Far-Infrared Fizeau Interferometry,” Exp. Mech., 44, 628. [CrossRef]
Vujosevic, M. , 2006, “ Warpage of Flip Chip BGA Package,” ASME Paper No. IMECE2006-13298.
Dubey, A. , 2008, “ Effect of Organic Package Warpage and Assembly Challenges Using Thin Core Substrate,” 58th Electronic Components and Technology Conference (ECTC), Lake Buena Vista, FL, May 27–30, pp. 1907–1912.
Chang, J. Y. , Harirchian, T. , Sahasrabudhe, S. , Klein, S. , Liang, F. , Liu, H. , Weng, M. , Gallina, M. , Cartas-Ayala, M. A. , Muddu, R. , and Gupta, A. , 2016, “ Thermal-Mechanical Considerations During Thermal Solution Assembly of Bare-Die Packages,” 15th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm), Las Vegas, NV, May 31–June 3, pp. 107–112.
ASTM, 2001, “ Standard Test Method for Thermal Transmission Properties of Thin Thermally Conductive Solid Electrical Insulation Materials,” ASTM International, West Conshohocken, PA, Standard No. ASTM D-5470-01.
Ding, H. , Powell, R. E. , Hanna, C. R. , and Ume, I. C. , 2002, “ Warpage Measurement Comparison Using Shadow Moire and Projection Moire Methods,” 52nd Electronic Components and Technology Conference (ECTC), San Diego, CA, May 28–31, pp. 176–182.
Powell, R. E. , and Ume, I. C. , 2009, “ A Novel Projection Moiré System for Measuring PWBA Warpage Using Simulated Optimized Convective Reflow Process,” ASME J. Electron. Packag., 131(2), p. 021006. [CrossRef]
Kovalchick, C. , Walwadkar, S. , and McAllister, A. , 2012, “ Application of Projection Moiré in Electronic Packaging for Post-Surface Mount Warpage Measurements,” Annual Conference on Experimental and Applied Mechanics, Lombard, IL, June 3–5, pp. 95–100.
Yagnamurthy, S. , Klein, S. , Haehn, N. , Reynolds, S. , Harirchian, T. , Chiu, C.-P. , Devasenathipathy, S. , Malatkar, P. , Liu, H. , and Wong, S. F. , 2016, “ Contact Pressure and Load Measurement Techniques for Applications in Semiconductor Packaging,” IEEE 66th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, May 31–June 3, pp. 1019–1026.
Prasher, R. S. , 2003, “ A Simplified Conduction Based Modeling Scheme for Design Sensitivity Study of Thermal Solution Utilizing Heat Pipe and Vapor Chamber Technology,” ASME J. Electron. Packag., 125(3), pp. 378–385. [CrossRef]
Chang, J. Y. , Prasher, R. S. , Prstic, S. , Cheng, P. , and Ma, H. B. , 2008, “ Evaporative Thermal Performance of Vapor Chambers Under Non-Uniform Heating Conditions,” ASME J. Heat Transfer, 130(12), p. 121501. [CrossRef]
Shigley, J. E. , and Mischke, C. R. , 1989, Mechanical Engineering Design, McGraw-Hill, New York.


Grahic Jump Location
Fig. 1

(a) Representative thermal solution design for mobile PC platform and (b) schematic of package and thermal solution shapes post assembly (not to scale) [13]

Grahic Jump Location
Fig. 2

Flowchart of the approach. Experimental metrologies are developed to characterize the underlying thermo-mechanical interactions. The experimental data are used to inform and correlate the modeling methodology, which guides design.

Grahic Jump Location
Fig. 3

Schematic showing temperature gradient method to measure θTIM based on ASTM D5470 standard [14]

Grahic Jump Location
Fig. 4

Contact properties for TIM model from ASTM TIM tester data

Grahic Jump Location
Fig. 5

(a) Schematic of the loading fixture with a sapphire window that allows optical access to the dice at use conditions and (b) die warpage measurement results of an MCP under thermomechanical loads [13]

Grahic Jump Location
Fig. 6

Schematic of MTAT setup

Grahic Jump Location
Fig. 7

Variations of θj-HP and die pressure distribution with enabling loads using two different thermal grease TIMs—example data

Grahic Jump Location
Fig. 8

Multichip package model, where dies 1 and 2 have curved top surfaces: (a) model components and (b) thermal loads on the active (bottom) surfaces of the dice

Grahic Jump Location
Fig. 9

Heat pipe model detail

Grahic Jump Location
Fig. 10

Screw preload applied to fasteners generates TIM load

Grahic Jump Location
Fig. 11

Pressure contour comparisons for: (a) model at spring gap of 1.06 mm, (b) test data at spring gap of 1.06 mm, (c) model at spring gap of 0.44 mm, and (d) test data at spring gap of 0.44 mm

Grahic Jump Location
Fig. 12

Comparison of model predictions to test data for load, peak local pressure, and thermal resistance

Grahic Jump Location
Fig. 13

Effect of cold plate thickness reduction on total package load and thermal resistance, over a range of load conditions



Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In