0
Research Papers

Sequential Reflow-Process Optimization to Reduce Die-Attach Solder Voids

[+] Author and Article Information
Youmin Yu

Qualcomm Technologies, Inc.,
5775 Morehouse Drive,
San Diego, CA 92121
e-mail: youminy@qti.qualcomm.com

Victor Chiriac

Qualcomm Technologies, Inc.,
5775 Morehouse Drive,
San Diego, CA 92121
e-mail: vchiriac@qti.qualcomm.com

Yingwei Jiang

Freescale Semiconductor (China) Limited,
No. 15 Xinghua Avenue,
Xiqing Economic Development Area,
Tianjin 300385,China
e-mail: r37110@freescale.com

Zhijie Wang

Xiqing Economic Development Area,
No. 15 Xinghua Avenue,
Tianjin 300385,China
e-mail: r14985@freescale.com

1Corresponding author.

Contributed by the Electronic and Photonic Packaging Division of ASME for publication in the JOURNAL OF ELECTRONIC PACKAGING. Manuscript received February 26, 2013; final manuscript received January 7, 2015; published online January 30, 2015. Assoc. Editor: Paul Conway.

J. Electron. Packag 137(2), 021013 (Jun 01, 2015) (8 pages) Paper No: EP-13-1015; doi: 10.1115/1.4029569 History: Received February 26, 2013; Revised January 07, 2015; Online January 30, 2015

Solder voids are detrimental to the thermal, mechanical, and reliability performance of integrated circuit (IC) packages and must be controlled within certain specifications. A sequential method of optimizing solder-reflow process to reduce die-attach solder voids in power quad flat no-lead (QFN) packages is presented. The sequential optimization consists, in turn, of theoretical prediction, heat transfer comparison, and experimental validation. First, the theoretical prediction uses calculations to find the optimal pause location and time for a lead frame strip (with dies bonded to it by solder paste) to receive uniform heat transfer during the solder-reflow stage. Next, reflow profiles at different locations on the lead frame strip are measured. Heat transfer during the reflow stage at these locations is calculated from the measured reflow profiles and is compared to each other to confirm the theoretical prediction. Finally, only a minimal number of actual trials are conducted to verify the predicted and confirmed optimal process. Since the theoretical prediction and heat transfer comparison screens out most of the unnecessary trials which must be conducted in common design of experiment (DoE) and trial-and-error methods, the sequential optimization method saves significant time and cost.

FIGURES IN THIS ARTICLE
<>
Copyright © 2015 by ASME
Your Session has timed out. Please sign back in to continue.

References

Fleischer, A. S., Chang, L.-H., and Johnson, B. C., 2006, “The Effect of Die Attach Voiding on the Thermal Resistance of Chip Level Packages,” Microelectron. Reliab., 46(5–6), pp. 794–804. [CrossRef]
Ciampolini, L., Ciappa, M., Malberti, P., Regli, P., and Fichtner, W., 1999, “Modeling Thermal Effects of Large Contiguous Voids in Solder Joints,” Microelectron. J., 30(11), pp. 1115–1123. [CrossRef]
Otiaba, K. C., Bhatti, R. S., Ekere, N. N., Mallik, S., Alam, M. O., Amalu, E. H., and Ekpu, M., 2012, “Numerical Study on Thermal Impacts of Different Void Patterns on Performance of Chip-Scale Packaged Power Device,” Microelectron. Reliab., 52(7), pp. 1409–1419. [CrossRef]
Biswal, L., Krishna, A., and Sprunger, D., 2005, “Effects of Solder Voids on Thermal Performance of a High Power Electronic Module,” 7th IEEE Electronics Packaging Technology Conference (EPTC 2005), Singapore, Dec. 7–9, pp. 526–531. [CrossRef]
Yan, Y., Guan, Y. L., Chen, X., and Lu, G. Q., 2013, “Effects of Voids in Sintered Silver Joint on Thermal and Optoelectronic Performances of High Power Laser Diode,” ASME J. Electron. Packag., 135(4), p. 041003. [CrossRef]
Tummala, R. R., Rymaszewski, E. J., and Klopfenstein, A. G., 1997, Microelectronics Packaging Handbook, Technology Drivers, Part I, 2nd ed., Chapman and Hall, New York, pp. 457–508.
Chang, J., Wang, L., Dirk, J., and Xie, X., 2006, “Finite Element Modeling Predicts the Effects of Voids on Thermal Shock Reliability and Thermal Resistance of Power Device,” Weld. J., 85(3), pp. 63–70.
Chiriac, V. A., and Yu, Y., 2010, “Impacts of Solder Voids on PQFN Packages' Thermal and Mechanical Performances,” 12th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm), Las Vegas, NV, June 2–5. [CrossRef]
Lee, K. K., Yeung, N. H., and Chan, Y. C., 2005, “Modeling the Effect of Voids in Anisotropic Conductive Adhesive Joints,” Soldering Surf. Mount Technol., 17(1), pp. 4–12. [CrossRef]
Otiaba, K. C., Okereke, M. I., and Bhatti, R. S., 2014, “Numerical Assessment of the Effect of Void Morphology on Thermo-Mechanical Performance of Solder Thermal Interface Material,” Appl. Therm. Eng., 64(1–2), pp. 51–63. [CrossRef]
Yu, Q., Shibutani, T., Kim, D.-S., Kobayashi, Y., Yang, J., and Shiratori, M., 2008, “Effect of Process-Induced Voids on Isothermal Fatigue Resistance of CSP Lead-Free Solder Joints,” Microelectron. Reliab., 48(3), pp. 431–437. [CrossRef]
Ladani, L. J., and Dasgupta, A., 2008, “Damage Initiation and Propagation in Voided Joints: Modeling and Experiment,” ASME J. Electron. Packag., 130(1), p. 011008. [CrossRef]
Lee, N.-C., 2001, Reflow Soldering Processes and Troubleshooting, SMT, BGA, CSP and Flip Chip Technologies, Newnes, Burlington, MA.
Lee, S., Yim, M. J., and Baldwin, D., 2009, “Void Formation Mechanism of Flip Chip in Package Using No-Flow Underfill,” ASME J. Electron. Packag., 131(3), p. 031014. [CrossRef]
Sadasiva, S., Subbarayan, G., Jiang, L., and Pantuso, D., 2012, “Numerical Simulations of Electromigration and Stressmigration Driven Void Evolution in Solder Interconnects,” ASME J. Electron. Packag., 134(2), p. 020907. [CrossRef]
Lee, S., and Baldwin, D. F., 2014, “Heterogeneous Void Nucleation Study in Flip Chip Assembly Process Using No-Flow Underfill,” ASME J. Electron. Packag., 136(1), p. 011005. [CrossRef]
Lee, N.-C., 1999, “Optimizing the Reflow Profile Via Defect Mechanism Analysis,” Soldering Surf. Mount Technol., 11(1), pp. 13–20. [CrossRef]
Kreuzkamp, R., and Reiber, T., 1998, “Improving the Solder Joint Reliability of BGAs,” Electron. Packag. Prod., 38(12), pp. 45–66.
Gadepalli, H., Dhanasekaran, R., Ramkumar, S. M., Jensen, T., and Briggs, E., 2009, “Influence of Reflow Profile and Pb-Free Solder Paste in Minimizing Voids for Quad Flat Pack No-Lead (QFN) Assembly,” IEEE 59th Electronic Components and Technology Conference (ECTC 2009), San Diego, CA, May 26–29, pp. 2016–2024. [CrossRef]
Ladani, L. J., Dasgupta, A., Cardoso, I., and Monlevade, E., 2008, “Effect of Selected Process Parameters on Durability and Defects in Surface-Mount Assemblies for Portable Electronics,” IEEE Trans. Electron. Packag. Manuf., 31(1), pp. 51–60. [CrossRef]
Yu, Y., Yao, S. A., Wang, S., Chen, W., and Jiang, Y. W., 2008, “Effects of Dispensed Solder Paste Amount on Solder Void Performance in a PQFN Package,” 11th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM 2008), Orlando, FL, May 28–31, pp. 896–900. [CrossRef]
Yu, Y., Yao, S. A., Lv, G. J., Xiao, W., Wang, S., Jiang, Y. W., and Chen, W., 2008, “Effects of Reflow Atmosphere on Solder Void and Wire Bonding Performances in a PQFN Package,” 11th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM 2008), Orlando, FL, May 28–31, pp. 901–905. [CrossRef]
Homer, S. J., and Lasky, R. C., 2013, “Minimizing Voiding in QFN Packages Using Solder Preforms,” Surf. Mount Technol. Mag., 28(5), pp. 30–36.
Yu, H., and Kivilathti, J., 2002, “CFD Modelling of the Flow Field Inside a Reflow Oven,” Soldering Surf. Mount Technol., 14(1), pp. 38–44. [CrossRef]
Whalley, D. C., 2004, “A Simplified Reflow Soldering Process Model,” J. Mater. Process. Technol., 150(1–2), pp. 134–144. [CrossRef]
Lau, C.-S., Abdullah, M. Z., and Khor, C. Y., 2013, “Optimization of the Reflow Soldering Process With Multiple Quality Characteristics in Ball Grid Array Packaging by Using the Grey-Based Taguchi Method,” Microelectron. Int., 30(3), pp. 151–168. [CrossRef]
Rooks, B., 2000, “Robust Reflow Profile Design,” Electronic Controls Design (ECD) Inc., Milwaukie, OR, http://www.ecd.com/emfg/instruments/papers/rookspaper.htm
Minitab Inc., 2009, “MINITAB Release 15,” Minitab Inc., State College, PA.

Figures

Grahic Jump Location
Fig. 1

Diagram of lead frame, dies, and leads of the power QFN package

Grahic Jump Location
Fig. 2

Schematic of the reflow oven: (a) side view and (b) top view

Grahic Jump Location
Fig. 3

Close relation between heater blocks 3 and 4 and the reflow stage, shown by the two dashed lines. The upper part is the side view of the reflow oven; the bottom part is a reflow profile.

Grahic Jump Location
Fig. 4

Predicted lead frame locations under each transport index: (a) I = 13; (b) I = 14; and (c) I = 15

Grahic Jump Location
Fig. 5

Distribution of the four thermocouples (TCs) on the lead frame strip

Grahic Jump Location
Fig. 6

A set of simultaneously measured reflow temperature profiles. Within the box, from bottom to top, the profiles are TC1, TC2, TC3, and TC4, respectively.

Grahic Jump Location
Fig. 7

Distribution of the relative heat transfer across the lead frame for I = 13, 14, and 15. The cross circles show mean at each location on the lead frame strip.

Grahic Jump Location
Fig. 8

An X-ray picture of a power QFN sample and solder voids

Grahic Jump Location
Fig. 9

Measured solder void data of the first trial. The cross circles show the mean under each index.

Grahic Jump Location
Fig. 10

One-way analysis of variance (ANOVA) analysis of the solder void data of the first trial

Grahic Jump Location
Fig. 11

Measured solder void data of the second trial

Grahic Jump Location
Fig. 12

One-way ANOVA analysis of the solder void data of the second trial

Tables

Errata

Discussions

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In