Research Papers

Reliability Design of Multirow Quad Flat Nonlead Packages Based on Numerical Design of Experiment Method

[+] Author and Article Information
Tong An

College of Mechanical Engineering and Applied Electronics Technology,
Beijing University of Technology,
Beijing 100124, China

Wenhui Zhu

Packaging Technology Research Institute,
Tianshui Hua Tian Technology Co. Ltd.,
Tianshui 741000, China

Contributed by the Electronic and Photonic Packaging Division of ASME for publication in the JOURNAL OF ELECTRONIC PACKAGING. Manuscript received March 6, 2013; final manuscript received August 26, 2013; published online November 5, 2013. Assoc. Editor: Susan Lu.

J. Electron. Packag 135(4), 041007 (Nov 05, 2013) (6 pages) Paper No: EP-13-1018; doi: 10.1115/1.4025597 History: Received March 06, 2013; Revised August 26, 2013

A design of experiment (DOE) methodology based on numerical simulation is presented to improve thermal fatigue reliability of multirow quad flat nonlead (QFN) packages. In this method, the influences of material properties, structural geometries, and temperature cycling profiles on thermal fatigue reliability are evaluated, a L27(38) orthogonal array is built based on Taguchi method to figure out optimized factor combination design for promoting thermal fatigue reliability. Analysis of variance (ANOVA) is carried out to examine the influence of factors on the thermal fatigue reliability and to find the significant factors. Anand constitutive model is adopted to describe the viscoplastic behavior of lead-free solder Sn3.0Ag0.5Cu. The stress and strain in solder joints under temperature cycling are studied by 3D finite element (FE) model. The modified Coffin–Manson model is employed to predict the fatigue life of solder joints. Results indicate that the coefficients of thermal expansion (CTE) of printed circuit board (PCB), the height of solder joint, and CTE of epoxy molding compound (EMC) have critical influence on thermal fatigue life of solder joints. The fatigue life of multirow QFN package with original design is 767 cycles, which can be substantially improved by 5.43 times to 4165 cycles after the optimized factor combination design based on the presented method.

Copyright © 2013 by ASME
Your Session has timed out. Please sign back in to continue.


Tee, T. Y., Ng, H. S., Yap, D., and Zhong, Z. W., 2003, “Comprehensive Board-Level Solder Joint Reliability Modeling and Testing of QFN and Power QFN Packages,” Microelectron. Reliab., 43(8), pp. 1329–1338. [CrossRef]
Vandevelde, B., Gonzalez, M., Limaye, P., Ratchev, P., and Beyne, E., 2007, “Thermal Cycling Reliability of SnAgCu and SnPb Solder Joints: A Comparison for Several IC-Packages,” Microelectron. Reliab., 47(2–3), pp. 259–265. [CrossRef]
De Vries, J., Jansen, M., and van Driel, W., 2009, “Solder-Joint Reliability of HVQFN-Packages Subjected to Thermal Cycling,” Microelectron. Reliab., 49(3), pp. 331–339. [CrossRef]
Gershman, I., and Bernstein, J. B., 2012, “Structural Health Monitoring of Solder Joints in QFN Package,” Microelectron. Reliab., 52(12), pp. 3011–3016. [CrossRef]
Retuta, D. V., Lim, B. K., and Tan, H. B., 2006, “Design and Process Optimization for Dual Row QFN,” 56th IEEE Electronic Components and Technology Conference, San Diego, CA, May 30–June 2, pp. 1827–1835. [CrossRef]
England, L., Liu, Y., Qian, R., and Kim, J. H., 2010, “Solder Joint Reliability Analysis and Testing of a Dual Row QFN Package,” SMTA International Conference, San Diego, CA, October 4–8.
Anand, L., 1985, “Constitutive Equations for Hot-Working of Metals,” Int. J. Plast., 1(3), pp. 213–231. [CrossRef]
Darveaux, R., 2000, “Effect of Simulation Methodology on Solder Joint Crack Growth Correlation,” IEEE Electronic Components and Technology Conference, Las Vegas, NV, May 21–24, pp. 1048–1058 [CrossRef].
Chen, X., Chen, G., and Sakane, M., 2005, “Prediction of Stress-Strain Relationship With an Improved Anand Constitutive Model for Lead-Free Solder Sn3.5Ag,” IEEE Trans. Compon. Packag. Technol., 28(1), pp. 111–116. [CrossRef]
Sun, W., Zhu, W. H., Danny, R., Che, F. X., Wang, C. K., Anthony Sun, Y. S., and Tan, H. B., 2007, “Study on the Board-Level SMT Assembly and Solder Joint Reliability of Different QFN Packages,” IEEE International Conference on Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-System (EuroSime 2007), London, April 16–18, pp. 372–377 [CrossRef].
Fu, C., McDowell, D. L., and Ume, I. C., 1998, “Finite Element Procedure of a Cyclic Thermoviscoplasticity Model for Solder and Copper Interconnects,” ASME J. Electron. Packag., 120(1), pp. 24–34. [CrossRef]
Lau, J. H., Pan, S. H., and Chang, C., 2002, “Creep Analysis of Wafer Level Chip Scale Package (WLCSP) With 96.5Sn-3.5Ag and 100In Lead-Free Solder Joints and Microvia Build-up Printed Circuit Board,” ASME J. Electron. Packag., 124(2), pp. 69–76. [CrossRef]
Sasaki, K., Kobayashi, T., and Ohguchi, K. I., 2007, “Experimental Observation of Correlation Between Creep and Uniaxial Ratchetting of Sn/37Pb and Sn/3Ag/0.5Cu Solder Alloys,” ASME J. Electron. Packag., 129(1), pp. 82–89. [CrossRef]
Engelmaier, W., 1983, “Fatigue Life of Leadless Chip Carrier Solder Joints During Power Cycling,” IEEE Trans. Compon. Hybrids Manuf. Technol., 6(3), pp. 232–237. [CrossRef]
Nathan, B., and Craig, H., 2006, “A Comparison of the Isothermal Fatigue Behavior of Sn-Ag-Cu to Sn-Pb Solder,” IPC-Printed Circuits Expo, Apex, and the Designers Summit, Anaheim, CA, February 5–10, Vol. 2, pp. 848–862.
Lee, H. L., Chang, S. J., Hwang, S. J., Su, F., and Chen, S. K., 2003, “Computer-Aided Design of a TSOP II LOC Package Using Taguchi's Parameter Design Method to Optimize Mold-Flow Balance,” ASME J. Electron. Packag., 125(2), pp. 268–275. [CrossRef]
Jong, W. R., Chen, S. C., Tsai, H. C., Chiu, C. C., and Chang, H. T., 2006, “The Geometrical Effects of Bumps on the Fatigue Life of Flip-Chip Packages by Taguchi Method,” J. Reinf. Plast. Compos., 25(1), pp. 99–114. [CrossRef]
Jong, W. R., Tsai, H. C., Chang, H. T., and Peng, S. H., 2008, “The Effects of Temperature Cyclic Loading on Lead-Free Solder Joints of Wafer Level Chip Scale Package by Taguchi Method,” ASME J. Electron. Packag., 130(1), p. 011001. [CrossRef]
Yen, Y. T., Fang, T. H., and Lin, Y. C., 2010, “Application of a Taguchi Method Technique in Determining the Laminating Process Parameters for a Bonding Sheet,” ASME J. Electron. Packag., 132(4), p. 041005. [CrossRef]


Grahic Jump Location
Fig. 1

Schematic of dual-row QFN package. (a) The bottom view and (b) the top view without EMC.

Grahic Jump Location
Fig. 3

The convergence of FE mesh

Grahic Jump Location
Fig. 4

The equivalent plastic strain of solder joint in dual-row QFN package

Grahic Jump Location
Fig. 5

QFN solder joint cracking failure

Grahic Jump Location
Fig. 6

History of equivalent plastic strain

Grahic Jump Location
Fig. 7

History of von Mises stress

Grahic Jump Location
Fig. 8

History of nonlinear strain energy density

Grahic Jump Location
Fig. 9

Stress–strain hysteretic curve

Grahic Jump Location
Fig. 10

Equivalent plastic strain increment and accumulated nonlinear strain energy density per cycle

Grahic Jump Location
Fig. 11

Average effect response for S/N



Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In