0
Research Papers

Investigation of Dual Electrical Paths for Off-Chip Compliant Interconnects

[+] Author and Article Information
Suresh K. Sitaraman

e-mail: suresh.sitaraman@me.gatech.edu
The George W. Woodruff School of Mechanical Engineering,
Georgia Institute of Technology,
Atlanta, GA 30332-0405

Contributed by the Electronic and Photonic Packaging Division of ASME for publication in the JOURNAL OF ELECTRONIC PACKAGING. Manuscript received November 19, 2012; final manuscript received March 23, 2013; published online June 4, 2013. Assoc. Editor: Yi-Shao Lai.

J. Electron. Packag 135(3), 031004 (Jun 04, 2013) (7 pages) Paper No: EP-12-1102; doi: 10.1115/1.4024112 History: Received November 19, 2012; Revised March 23, 2013

This paper presents a study on a dual-path compliant interconnect design which attempts to improve the balance between mechanical compliance and electrical parasitics by using multiple electrical paths in place of a single electrical path. The high compliance of the parallel-path compliant interconnect structure will ensure the reliability of low-K dies. Implementation of this interconnect technology can be cost effective by using a wafer-level process and by eliminating the underfill process. Although an underfill is not required for thermomechanical reliability purposes, an underfill may be used for reducing contamination and oxidation of the interconnects and also to provide additional rigidity against mechanical loads. Therefore, this paper also examines the role of an underfill on the thermomechanical reliability of a dual-path compliant interconnect.

FIGURES IN THIS ARTICLE
<>
Copyright © 2013 by ASME
Your Session has timed out. Please sign back in to continue.

References

Figures

Grahic Jump Location
Fig. 1

Interconnect dimensions and members (use μm)

Grahic Jump Location
Fig. 2

Fabrication steps for dual-path interconnect

Grahic Jump Location
Fig. 3

SEM images of intermediate fabrication steps: (a) first layer photoresist showing mold cavity for post, (b) partially plated post with second seed layer, and (c) released free-standing interconnects

Grahic Jump Location
Fig. 4

SEM images of 100 -μm pitch dual-path compliant interconnects

Grahic Jump Location
Fig. 5

Schematic illustrating the experimental compliance measurement using a fabricated dual-path interconnect

Grahic Jump Location
Fig. 6

Experimental force–displacement curve of fabricated interconnect

Grahic Jump Location
Fig. 7

Fabricated beam dimensions

Grahic Jump Location
Fig. 8

Simulated force–displacement curve of as fabricated interconnect

Grahic Jump Location
Fig. 9

CAD model of interconnect for compliance measurement

Grahic Jump Location
Fig. 10

Generalized plane displacement model

Grahic Jump Location
Fig. 11

Shows the equivalent strain distribution at 0 °C (i.e., highest strain levels)

Grahic Jump Location
Fig. 12

Die backside principal stresses in a 20 mm × 20 mm assembly at 0  °C

Tables

Errata

Discussions

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In