0
Research Papers

Thermal Modeling Technique for Multiple Transistors Within Silicon Chip

[+] Author and Article Information
Tohru Suwa

Associate Professor Japanese Associate Degree Program,  Universiti Selangor, Jln Zirkon A7/A, Seksyen 7, 40000 Shah Alam, Selangor, Malaysiasuwa@shibaura-it.ac.jp

Hamid Hadim

Professor Department of Mechanical Engineering,  Stevens Institute of Technology, Castle Point on Hudson, Hoboken, NJ 07030Hamid.Hadim@stevens.edu

J. Electron. Packag 133(4), 041015 (Dec 23, 2011) (7 pages) doi:10.1115/1.4005291 History: Received September 14, 2010; Revised August 23, 2011; Published December 23, 2011; Online December 23, 2011

Although thermal performance is always a critical issue in electronic packaging design at every packaging level, there is a significant lack of reliable and efficient thermal modeling and analysis techniques at the silicon chip level. Sharp temperature increases within small areas, which are called “hot spots”, often occur in silicon chips. For more efficient designs, the temperature and location of hot spots need to be predicted with acceptable accuracy. With millions of transistor gates acting as heat sources, accurate thermal modeling and analysis of silicon chips at micrometer level has not been possible using conventional techniques. In the present study, an efficient and accurate multi-level thermal modeling and analysis technique has been developed. The technique combines finite element analysis sub-modeling and a superposition method for more efficient modeling and simulation. Detailed temperature distribution caused by a single heat source is obtained using the finite element sub-modeling technique, while the temperature rise distribution caused by multiple heat sources is obtained by superimposing the finite element analysis result. Using the proposed thermal modeling methodology, one case of finite element analysis with a single heat source is sufficient for modeling a silicon chip with millions of transistors acting as heat sources. When the whole package is modeled using the finite element method, the effect of the package and its boundary conditions are also included in the superposition results, which makes it possible to model a large number of transistors on a silicon chip. The capabilities of the proposed methodology are demonstrated through a case study involving thermal modeling and analysis of a microprocessor chip with 4 × 106 transistors.

FIGURES IN THIS ARTICLE
<>
Copyright © 2011 by American Society of Mechanical Engineers
Your Session has timed out. Please sign back in to continue.

References

Figures

Grahic Jump Location
Figure 1

Typical standard cell packaging hierarchy

Grahic Jump Location
Figure 2

Global- and sub-finite element models

Grahic Jump Location
Figure 3

Illustrative example of superposition method with three heat sources

Grahic Jump Location
Figure 4

Superposition model validation results

Grahic Jump Location
Figure 5

Heat generation used in transistor temperature prediction

Grahic Jump Location
Figure 6

Temperature rise distribution within silicon chip obtained by superposition method

Grahic Jump Location
Figure 7

Temperature contour comparison between different number of transistor gate cases

Grahic Jump Location
Figure 8

Maximum silicon chip temperature with different number of transistors and same logic block heat generation

Grahic Jump Location
Figure 9

Calculation time as function of number of transistor gates

Tables

Errata

Discussions

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In