Campbell, I. M., Amon, H. C., and Cagan, J., 1997, “Optimal Three-Dimensional Placement of Heat Generating Electronic Components,” ASME J. Electron. Packag., 119 (2), pp. 106–113.
Queipo, N. V., and Gil, G. F., 2000, “Multiobjective Optimal Placement of Convectively and Conductively Cooled Electronic Components on Printed Wiring Boards,” ASME J. Electron. Packag.
[CrossRef], 122 (2), pp. 152–159.
Kaczorowski, P. R., Joshi, Y., and Azarm, S., 2003, “Multi-Objective Design of Liquid Cooled Power Electronic Modules for Transient Operation,” "Proceedings IEEE SEMI-THERM", San Jose, CA, March 11–13.
Tsai, C.-H., and Kang, S.-M., 2000, “Cell-Level Placement for Improving Substrate Thermal Distribution,” IEEE Trans. Comput.-Aided Des., 19 , pp. 253–266.
Scholand, A. J., Fulton, R. E., and Bras, B., 1999, “Investigation of PWB Layout by Genetic Algorithms to Maximize Fatigue Life,” ASME J. Electron. Packag., 121 (1), pp. 31–36.
Beebe, C., Carothers, J. D., and Ortega, A., 1999, “Object-Oriented Thermal Placement Using an Accurate Heat Model,” "Proceedings HICSS-32", Maui, HI, January 5–8.
Lee, J., Chou, J.-H., and Fu, S.-L., 1995, “Reliability and Wirability Optimizations for Module Placement on a Convectively Cooled Printed Wiring Board,” Integr., VLSI J.
[CrossRef], 18 (2–3), pp. 173–186.
Lampaert, K., Gielen, G., and Sansen, W., 1997, “Thermally Constrained Placement of Smart-Power IC’s and Multi-Chip Modules,” "Proceedings 13th IEEE SEMI-THERM", Austin, TX, January 28–30.
Lee, J., 2005, “Reliability and Wireability Optimizations for Chip Placement on Multichip Modules,” IEEE Trans. Electron. Packag. Manuf., 28 (2), pp. 133–141.
Huang, Y., and Fu, S., 2000, “Thermal Placement Design for MCM Applications,” ASME J. Electron. Packag.
[CrossRef], 122 (2), pp. 115–120.
Balachandran, M., and Gero, J. S., 1984, “A Comparison of Three Methods for Generating the Pareto Optimal Set,” Eng. Optimiz., 7 (4), pp. 319–336.
Schmidt, D. C., 1994, “"Electronic System Topology and Design",” Semiconductor Packaging: A Multidisciplinary Approach, R.J.Hannemann, A.D.Kraus, and M.Pecht, eds., Wiley, New York.
Houck, C., Joines, J., and Kay, M., 1995, “A Genetic Algorithm for Function Optimization: A Matlab Implementation.” North Carolina State University, Raleigh, NC, Technical Rep. No. NCSU-IE TR 95-09.
Hadim, H., and Suwa, T., 2005, “A Multidisciplinary Design and Optimization Methodology for Ball Grid Array Packages Using Artificial Neural Networks,” ASME J. Electron. Packag.
[CrossRef], 127 (3), pp. 306–313.
Deshpande, A. M., Subbarayan, G., and Rose, D., 2000, “A System for First Order Reliability Estimation of Solder Joints in Area Array Packages,” ASME J. Electron. Packag.
[CrossRef], 122 (1), pp. 6–12.
Calmidi, V. V., and Mahajan, R. L., 1998, “Optimization for Thermal and Electrical Wiring for a Flip-Chip Package Using Physical-Neural Network Modeling,” IEEE Trans. Compon., Packag., Manuf. Technol., Part C, 21 (2), pp. 111–117.
Nabney, I., 2001, "Netlab: Algorithms for Pattern Recognition", Springer, London.
Shidore, S., Adams, V., and Lee, T.-Y. T., 2001, “A Study of Compact Thermal Model Topologies in CFD for a Flip Chip Plastic Ball Grid Array Package,” IEEE Trans. Compon. Packag. Technol.
[CrossRef], 24 (2), pp. 191–198.
Syswerda, G., 1991, “Schedule Optimization Using Genetic Algorithms,” "Handbook of Genetic Algorithms", L.Davis, ed., Van Nostrand Reinhold, New York, pp. 332–349.
Haupt, R. L., and Haupt, S. E., 1998, "Practical Genetic Algorithms", Wiley, New York.
