Research of Underfill Delamination in Flip Chip by the J-Integral Method

[+] Author and Article Information
Bulu Xu, Xia Cai, Weidong Huang, Zhaonian Cheng

DaimlerChrysler SIM Lab, Shanghai Institute of Microsystem & Information Technology, Chinese Academy of Sciences, Shanghai 200050

J. Electron. Packag 126(1), 94-99 (Apr 30, 2004) (6 pages) doi:10.1115/1.1648061 History: Received October 01, 2003; Online April 30, 2004
Copyright © 2004 by ASME
Your Session has timed out. Please sign back in to continue.



Grahic Jump Location
Dependence of delamination crack length on the number of thermal cycles for samples of type B and D
Grahic Jump Location
Schematic 2D structure containing a pre-crack on the interface between chip and underfill in flip chip assembly
Grahic Jump Location
Finite element meshes of D type of flip chip assembly containing a pre-crack between chip and underfill (a) and local fine mesh near crack tip (b)
Grahic Jump Location
Flat rectangle path contour around crack tip for calculating J-integral
Grahic Jump Location
J-integral calculated with different path parameters (a) and enlarged view of b/a range 0∼0.5 (b)
Grahic Jump Location
Delamination propagation rate da/dn and energy release rate ΔG of flip chip assemblies tested




Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In