0
TECHNICAL PAPERS

Prediction of Thermal Performance of Wire-Bonded Plastic Ball Grid Array Package for Underhood Automotive Applications

[+] Author and Article Information
K. Ramakrishna

CMOS Platform Device Development, Digital DNA™ Laboratories, Semiconductor Products Sector, Motorola, Inc., 3501 Ed Bluestein Boulevard, Austin, TX 78721, USAe-mail: k.ramakrishna@motorola.com

J. R. Trent

Transportation Products Systems Group, Semiconductor Products Sector, Motorola, Inc., 6501 William Cannon Drive West, Austin, TX 78735-8598, USA

J. Electron. Packag 125(3), 447-455 (Sep 17, 2003) (9 pages) doi:10.1115/1.1602710 History: Received August 01, 2001; Revised October 01, 2002; Online September 17, 2003
Copyright © 2003 by ASME
Your Session has timed out. Please sign back in to continue.

References

Bar-Cohen,  A., 1987, “Thermal Management of Air- and Liquid-Cooled Multichip Modules,” IEEE Trans. Compon., Hybrids, Manuf. Technol., CHMT-10, pp. 159–175.
Bar-Cohen,  A., 1988, “An Addendum and Correction to “Thermal Management of Air- and Liquid-Cooled Multichip Modules,” IEEE Trans. Compon., Hybrids, Manuf. Technol., CHMT-11, pp. 333–334.
Rosten, H. I., and Viswanath, R., 1994, “Thermal Modelling of the Pentium Processor Package,” Proc. of the 44th Electronic Components and Technology Conf., organized by IEEE CPMT Soc., Washington, D.C., pp. 421–428.
Argento, C. W., and Kromann, G. B., 1995, “The Development of Three-Dimensional Computational-Fluid Dynamics Models of PBGA Interconnect Technology for Moderate Air-Cooled Systems,” Proc. of the ITAB-95, The Intl. Symposium on Flip Chip, TAB & Ball Grid Array Technology, San Jose, CA, pp. 218–224.
Kromann, G. B., 1996, “Thermal Management of a C4/Ceramic-Ball-Grid-Array: The Motorola Power PC 603™ and PowerPC 604™ RISC Microprocessors,” Proc. of the Twelfth Annual SEMI-THERM–Semiconductor Thermal Measurement and Management Symp., organized by IEEE CHMT Soc., pp. 36–42.
Zhou, T., Hundt, M., and Motta, V., 1996, “Thermal Evaluation of Standard and Power TQFP,” Proc. of the Twelfth Annual SEMI-THERM–Semiconductor Thermal Measurement and Management Symp., organized by IEEE CHMT Soc., pp. 19–29.
Rosten, H. I., Parry, J. D., Addison, J. S., Viswanath, R., Davies, M., and Fitzerald, E., 1995, “Development, Validation, and Application of a Thermal Model of a Plastic Quad Flat Pack,” Proc. of the 45th Electronic Components and Technology Conf., organized by IEEE CPMT Soc., pp. 1140–1151.
Sridhar, S., 1995, “Evaluation of a Thermal Design Tool for Electronics—A Three Chip MCM as a Case Study,” Proc. of the 45th Electronic Components and Technology Conf., organized by IEEE CPMT Soc., pp. 876–878.
Burgos,  J., Manno,  V. P., and Azar,  K., 1995, “Achieving Accurate Thermal Characterization Using a CFD Code—Case Study of Plastic Packages,” IEEE Trans. Compon., Packag. Manuf. Technol., Part A, 18, pp. 732–738.
Gopalakrishna, S., 1991, “Numerical and Experimental Study of Forced Convection Over the Power Supply Heat Sinks,” ASME Paper No.: 91-WA/EEP-44, Presented at the ASME Winter Annual Meeting, Atlanta, GA.
Worley, A. C., 1993, “The Application of CFD Software to Solving Airflow and Heat Transfer in Power Supplies,” Proc. of the IEE Colloquium on CAD (Computer Aided Design) Tools for Thermal Management, organized by IEE, London, UK, Digest No. 027, pp. 7/1–4.
Sathe, S., and Sammakia, B. G., 1996, “A Numerical Study of the Thermal Performance of a Tape Ball Grid Array (TBGA) Package,” Proc. of the 31st National Heat Transfer Conf., Schmidt, R., Anderson, A., Mulay, S., Kim, S., Lee, S., Price, D. C., Kendall, M., Frank, L. M., and Saums, D. L., eds., ASME, New York, HTD-Vol. 329, vol. 7, pp. 83–93.
Johnson, Z., Ramakrishna, K., Joiner, B., and Eyman, L. M., 1996, “Thermal Submodeling of the Wirebonded Plastic Ball Grid Array Package,” Proc. of the Thirteenth Annual SEMI-THERM–Semiconductor Thermal Measurement and Management Symp., organized by IEEE CHMT Soc., organized by IEEE CPMT Soc., Austin, TX, pp. 1–9.
International Technology Roadmap for Semiconductors, 2001 Edition, chapter on “Assembly and Packaging,” Tables 75a and 75b, pp. 8–12.
National Electronics Manufacturing Technology Roadmaps, December 2000, chapter on “Harsh Environment Product Sector—Automotive Products,” National Electronics Manufacturing Initiative, Inc., Herndon, VA.
Ramakrishna, K., and Trent, J. R., 1997, “Parametric Study of Thermal Performance of a Three Chip, Single Package Technology for Automotive Applications,” in CAD/CAE and Thermal Management Issues in Electronic Systems, D. Agonafer et al., eds., ASME Electrical & Electronic Packaging Division, pp. 13–21, EEP Vol. 23 & HTD Vol. 356, presented at the 1997 ASME Intl. Mechanical Eng. Congress & Exposition held in Dallas, TX.
Ramakrishna, K., Thomas, T. R., Lee, T. Y., Trent, J. R., and Hause, J. V., 1998, “Thermal Performance of a Ball Grid Array Single Package Technology Solution Under Natural and Forced Convection Cooling,” Proc. of the ITherm ‘98—Sixth Intersociety Conference on Thermal and Thermo-mechanical Phenomena in Electronic Systems, Seattle, WA, S. H. Bhavnani, G. B. Kromann, and D. J. Nelson, eds., IEEE CPMT Soc., pp. 27–34.
Adams, V. H., Ramakrishna, K., Lee, T. Y. T., Hause, V., and Mahalingam, M., 1999, “Design Based Performance Evaluation of a GaAs MMIC Device in a PBGA Package,” in Adv. In Electronic Packaging 1999, InterPack 99: Proc of Pacific Rim/ASME Intl. Intersociety Electronic & Photonic Conf, Maui, HI, D. Aganofer, M. Saka, and Y. C. Lee, eds., ASME EEP Vol. 26-1, pp. 277–286.
Adams, V. H., and Ramakrishna, K., 1999, “Impact of On-Die Discrete Heating on Thermal Performance Characteristics of Silicon Based IC Electronic Packages,” in Electronics Manufacturing Issues, Proc. of the 1999 ASME Intl. Mechanical Eng. Congress & Exposition, held in Nashville, TN, C. Sahay, B. Sammakia, I. Kao, and D. Baldwin, eds., ASME Vol. EEP-Vol. 104, pp. 99–106.
Adams, V. H., Lee, T. Y. Tom, and Hause, J. V., 2000, “Thermal Evaluation of GaAs-Based RF Power Amplifier Packages for Handheld Portable Applications,” presented at the ASME Intl. Mech. Eng. Congress & Exposition, held in Orlando, FL.
Hwang, C.-B., 1999 “Thermal Design for Flip Chip on Board in Natural Convection,” Proc. Fifteenth Annual IEEE Semiconductor Thermal Measurement and Management (SEMI-THERM) Symp., sponsored by IEEE CPMT. Soc. San Diego, CA, pp. 125–132.
Ramakrishna, K., and Lee, T.-Y., 2001, “Prediction of Thermal Performance of Flip-Chip-Plastic Ball Grid Array (FC-PBGA) Packages: Effect of Die Size,” Proc. of 2001 ASME Intl. Mechanical Eng. Congress and Exposition, IMECE2001/HTD-24387, Paper No. IMECE2001/HTD-22012, New York.
Kreith, F., and Bohn, M. S., 1986, Principles of Heat Transfer, 4th edition, Harper & Row Publishers, New York.
Flotherm® Reference Manual, 1994, Flomerics Ltd., Surrey, England.
Azar, K., Mandrone, C. D., and Segelken, J. M., 1993, “Effect of Molding Compound Thermal Conductivity on Thermal Performance of Molded Multi-Chip Modules,” Proc. of the Ninth Annual IEEE Semiconductor thermal Measurement and Management Symp., held in Austin, TX, pp. 19–27.
Bar-Cohen, A., and Mix, D. E., 1991, “Thermal Modeling of Plastic IC Packages,” Proc. of the Materials Research Soc., Vol. 26, pp. 67–84.
Wroblewski,  D., and Joshi,  Y., 1992, “Transient Natural Convection From a Leadless Chip Carrier in a Liquid Filled Enclosure: A Numerical Study,” ASME J. Electron. Packag., 114, pp. 271–279.

Figures

Grahic Jump Location
Velocity vectors over the molding compound in a plane passing through the middle of U1 die (in the xz plane at y=76.288 mm). Base case. The scale shows velocity in m/s.
Grahic Jump Location
Variation of normal velocity component, uz, along the length of the three-chip four layer WB-PBGA package in a plane passing through the middle of the U1 die. Vertical (z) location of 28.567 mm is immediately above the molding compound surface and z=13.326 mm is approximately 11.7 mm below the bottom surface of the PWB.
Grahic Jump Location
Cross-section of a three-chip four layer WB-PBGA package showing dies, package substrate, and molding compound
Grahic Jump Location
Schematic diagram of the assembly of a three-chip WB-PBGA package used in the package level CFD analysis
Grahic Jump Location
Cross section of four layer WB-PBGA substrate used in the package level thermal analysis. Total thickness of the substrate is 0.6 mm and the thickness of individual solid copper planes is 0.0356 mm.
Grahic Jump Location
Layup of 100×100×1.52 mm 2s2p FR4 PWB used in the package level thermal analysis of a three-chip WB-PBGA package
Grahic Jump Location
CFD model of stand-alone three-chip WB-PBGA package. (A) shows overall CFD model including the free surfaces far in the ambient. (B) shows details of the package. The outer box in (A) represents the free surfaces, which are located “far” in the ambient. These surfaces are located 570 mm above the top of the molding compound, and 25 mm in the front, back, and below it.
Grahic Jump Location
Variation of ΔT, junction, and case temperature rise above ambient, in a three-chip four layer WB-PBGA package as a function of total hemispherical emissivity ε of the molding compound and the PWB for Ta=125°C,kda=3.7 W/(m K),kMC=0.67 W/(m K),ksub=2.27 W/(m K)
Grahic Jump Location
Variation of ΔT, junction, and case temperature rise above ambient, in a three-chip four layer WB-PBGA package as a function of the thermal conductivity of the die attach material for Ta=125°C, ε=0.8, kMC=0.67 W/(m K),ksub=2.27 W/(m K)
Grahic Jump Location
Variation of ΔT, junction, and case temperature rise above ambient, in a three-chip four layer WB-PBGA package as a function of the thermal conductivity of the molding compound for Ta=125°C, ε=0.8, kda=3.7 W/(m K),ksub=2.27 W/(m K)
Grahic Jump Location
Variation ΔT, junction, and case temperature rise above ambient, in a three-chip four layer WB-PBGA package as a function of the thermal conductivity of the substrate for Ta=125°C, ε=0.8, kda=3.7 W/(m K),kMC=0.67 W/(m K)
Grahic Jump Location
Temperature distribution in a horizontal plane in a four-layer WB-PBGA package for Ta=125°C,kda=3.7 W/(m K), ε=0.8, kMC=0.67 W/(m K),ksub=2.27 W/(m K). The horizontal plane (z=27.792 mm) in this figure passes through the top surface of U1. The top surfaces of the dies are located at: z=27.901 mm for U1,z=27.981 mm for U2, and z=27.684 mm for U3.
Grahic Jump Location
Temperature distribution in a surface immediately above the top surface of the molding compound for Ta=125°C,kda=3.7 W/(m K), ε=0.8, kMC=0.67 W/(m K),ksub=2.27 W/(m K). Location is z=28.567 mm. Top surface of the molding compound surface is at z=28.347 mm. The die labels indicate their location inside the molding compound.
Grahic Jump Location
Variation of junction and case temperature rise, above ambient, in a three-chip four layer WB-PBGA package as a function of ambient temperature Ta for kda=3.7 W/(m K), ε=0.8, kMC=0.67 W/(m K),ksub=2.27 W/(m K)

Tables

Errata

Discussions

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In