0
TECHNICAL PAPERS

Thermo-Viscoelastic Analysis of Deflection in CSP Electronic Device Packages

[+] Author and Article Information
Hideo Koguchi

Nagaoka University of Technology, 1603-1 Kamitomioka, Nagaoka, Niigata, 940-2188, Japane-mail: koguchi@mech.nagaokaut.ac.jp

Chie Sasaki

Matushita Electric Industrial Co., LTD. 2-7, Matsuba-cho, Kadoma, Osaka, 576-0053, Japan

Kazuto Nishida

Matushita Electric Industrial Co., LTD. 2-7, Matsuba-cho, Kadoma, Osaka, 576-0053, Japane-mail: knishida@ped.mei.co.jp

J. Electron. Packag 125(3), 414-419 (Sep 17, 2003) (6 pages) doi:10.1115/1.1602705 History: Received July 01, 2002; Online September 17, 2003
Copyright © 2003 by ASME
Your Session has timed out. Please sign back in to continue.

References

Figures

Grahic Jump Location
Schematic view of a multi-layered stack plate
Grahic Jump Location
Size of sample in experiment and an example of deformation of chip in CSP
Grahic Jump Location
Boundary condition and the size of model in FEM
Grahic Jump Location
Master curve of relaxation modulus for FR-4 substrate
Grahic Jump Location
History of temperature during the cooling process
Grahic Jump Location
Deflection of CSP with FR-4 substrate using the viscoelastic formulation
Grahic Jump Location
Displacement w against the chip thickness of CSP: (a) FR-4 substrate of 0.4 mm in thickness; (b) ALIVH substrate of 0.4 mm in thickness
Grahic Jump Location
Displacement w against the chip thickness of CSP with FR-4 substrate
Grahic Jump Location
Displacement w against the chip thickness of CSP with ALIVH substrate

Tables

Errata

Discussions

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In