0
TECHNICAL PAPERS

Solder Joint Reliability of Wafer Level Chip Scale Packages (WLCSP): A Time-Temperature-Dependent Creep Analysis

[+] Author and Article Information
John H. Lau, S.-W. Ricky Lee, Chris Chang

Express Packaging Systems, Inc., 1137 San Antonio Road, Palo Alto, CA 94303

J. Electron. Packag 122(4), 311-316 (May 29, 2000) (6 pages) doi:10.1115/1.1289769 History: Received August 15, 1999; Revised May 29, 2000
Copyright © 2000 by ASME
Your Session has timed out. Please sign back in to continue.

References

Tsukada, Y., Tsuchida, S., and Mashimoto, Y., 1993, “A Novel Chip Replacement Method for Encapsulated Flip Chip Bonding,” Proceedings of IEEE Electronic Components & Technology Conference, Orlando, FL, June, pp. 199–204.
Pompeo, F. L., Call, A. J., Coffin, J. T., and Buchwalter, S., 1995, “Reworkable Encapsulation for Flip Chip Packaging,” Proceedings of the International Intersociety Electronic Packaging Conference, Maui, HA, March, pp. 781–787.
Suryanarayana, D., Varcoe, J. A., and Ellerson, J. V., 1995, “Reparability of Underfill Encapsulated Flip-Chip Packages,” Proceedings of IEEE Electronic Components & Technology Conference, Las Vegas, NV, May, pp. 524–528.
Nguyen, L., Fine, P., Cobb, B., Tong, Q., Ma, B., and Savoca, A., 1998, “Reworkable Flip Chip Underfill—Materials and Processes,” Proceedings of the International Symposium on Microelectronics, San Diego, CA, November, pp. 707–713.
Wang, L., and Wong, C. P., 1999, “Epoxy-Additive Interaction Studies of Thermally Reworkable Underfills for Flip-Chip Applications,” Proceedings of IEEE Electronic Components & Technology Conference, San Diego, CA, June, pp. 34–42.
Crane, L., Torres-Filho, A., Yager, E., Heuel, M., Ober, C., Yang, S., Chen, J., and Johnson, R., 1999, “Development of Reworkable Underfills, Materials, Reliability and Proceeding,” Proceedings of NEPCON WEST, February, pp. 144–151.
Wun, K. B., and Margaritis, G., 1996, “The Evaluation of Fast-Flow, Fast-Cure Underfills for Flip Chip on Organic Substrates,” Proceedings of IEEE Electronic Components & Technology Conference, Orlando, FL, May, pp. 540–545.
Pascarella, N., and Baldwin, D., 1997, “Advanced Encapsulation Processing for Low Cost Electronics Assembly—A Cost Analysis,” The 3rd International Symposium and Exhibition on Advanced Packaging Materials, Processes, Properties, and Interfaces, Braselton, GA, Mar., pp. 50–53.
Naguyen, L., Hoang, L., Fine, P., Tong, Q., Ma, B., Humphreys, R., Savoca, A., Wong, C. P., Shi, S., Vincent, M., and Wang, L., 1997, “High Performance Underfills Development—Materials, Processes, and Reliability,” IEEE 1st International Symposium on Polymeric Electronics Packaging, Norrkoping, Sweden, Oct., pp. 300–306.
Wong,  C. P., Vincent,  M. B., and Shi,  S., 1997, “Fast-Flow Underfill Encapsulant: Flow Rate and Coefficient of rmal Expansion,” Proceedings of the ASME Adv. Electro. Packag., 19-1, pp. 301–306.
Vincent, M. B., and Wong, C. P., 1998, “Enhancement of Underfill Encapsulants for Flip-Chip Technology,” Proceedings of Surface Mount International Conference, San Jose, CA, Aug., pp. 303–312.
Tong, Q., Savoca, A., Nguyen, L., Fine, P., and Cobb, B., 1999, “Novel Fast Cure and Reworkable Underfill Materials,” Proceedings of IEEE Electronic Components & Technology Conference, San Diego, CA, June, pp. 43–48.
Lau, J. H., 2000, Low Cost Flip Chip Technologies for DCA, WLCSP, and PBGA Assemblies, McGraw-Hill, New York, NY.
Lau, J. H., and Lee, S. W. Ricky, 1999, Chip Scale Package, Design, Materials, Process, Reliability, and Reliability, McGraw-Hill, New York, NY.
Lau, J. H., 1993, Thermal Stress and Strains in Microelectronics Packaging, Van Nostrand Reinhold, New York, NY.
Lau, J. H., 1994, Chip On Board Technologies for Multichip Modules, Van Nostrand Reinhold, New York, NY.
Lau, J. H., 1995, Ball Grid Array Technology, McGraw-Hill, New York, NY.
Anderson, Guven, T., I., Madenci, E., and Gustafsson, G., 1999, “The Necessity of Reexamining Previous Life Prediction Analyses of Solder Joints in Electronic Packages,” Proceedings of IEEE Electronic Components & Technology Conference, June, pp. 656–663.
Darveaux, R., 2000, “Effects of Simulation Methodology on Solder Joint Crack Growth Correlation,” Proceedings of IEEE Electronic & Components Technology Conference, May, pp. 1048–1058.

Figures

Grahic Jump Location
WLCSP of a peripheral-arrayed chip (in mm)
Grahic Jump Location
Structural cross section of the WLCSP
Grahic Jump Location
WLCSP solder bump with copper core
Grahic Jump Location
Cross sections of WLCSP-PCB assembly
Grahic Jump Location
WLCSP bump height and copper core height
Grahic Jump Location
Shear strength of WLCSP solder bumps
Grahic Jump Location
Shear fracture surfaces of WLCSP solder bumps
Grahic Jump Location
Typical structure of the WLCSP solder joint
Grahic Jump Location
Constitutive equation of eutectic solder with creep deformation
Grahic Jump Location
Temperature profile for modeling and thermal cycling test
Grahic Jump Location
Deformed shape of half of the WLCSP assembly
Grahic Jump Location
Shear stress distribution in the corner solder joint
Grahic Jump Location
Shear creep strain distribution in the corner solder joint
Grahic Jump Location
Time-dependent shear stress at the maximum and center locations of the corner solder joint
Grahic Jump Location
Time-dependent shear creep strain at the maximum and center locations of the corner solder joint
Grahic Jump Location
Hysteresis loops of the shear stress and shear creep strain at the maximum and center locations of the corner solder joint
Grahic Jump Location
Time-dependent creep strain energy density at the maximum and center locations of the corner solder joint
Grahic Jump Location
Load-displacement curve of the WLCSP-PCB assembly under shear test
Grahic Jump Location
Shear fracture surfaces of the WLCSP solder joints

Tables

Errata

Discussions

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In