PCB Layout Design Using a Genetic Algorithm

[+] Author and Article Information
Sakait Jain, Hae Chang Gea

Department of Mechanical and Aerospace Engineering, Rutgers, The State University of New Jersey, Piscataway, NJ 08855

J. Electron. Packag 118(1), 11-15 (Mar 01, 1996) (5 pages) doi:10.1115/1.2792119 History: Received March 12, 1995; Revised October 26, 1995; Online November 06, 2007


This paper presents an approach to find the optimal design layout of chips on a circuit board in a manner that minimizes the area covered on the board and the connections between the various chips. In addition, there are no major heat sources next to each other and certain physical constraints are satisfied while finding a layout design. In this approach, the whole circuit board area is divided into a finite number of cells for mapping it into a Genetic Algorithm (GA) chromosome. The mutation and crossover operators have been modified and are applied in conjunction with connectivity analysis for the chips to reduce the creation of a lot of faulty generations. Examples of GA based chip layout are presented to show how each of the objectives are attained separately followed by examples to arrive at layouts using multiple objectives.

Copyright © 1996 by The American Society of Mechanical Engineers
Your Session has timed out. Please sign back in to continue.






Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In